The QUDA Library

M Clark, NVIDIA Developer Technology Group

The March of GPUs





QCD applications

- Some examples
 - MILC (FNAL, Indiana, Arizona, Utah)
 - strict C, MPI only
 - CPS (Columbia, Brookhaven, Edinburgh)
 - C++ (but no templates), MPI and partially threaded
 - Chroma (Jefferson Laboratory, Edinburgh)
 - C++ expression-template programming, MPI and threads
 - BQCD (Berlin QCD)
 - F90, MPI and threads
- Each application consists of 100K-1M lines of code
- Porting each application not directly tractable
 - OpenACC possible for well-written code "Fortran-style" code (BQCD, maybe MILC)

Enter QUDA





- "QCD on CUDA" <u>http://lattice.github.com/quda</u>
 - Written in C / C++ / Python
- Effort started at Boston University in 2008, now in wide use as the GPU backend for BQCD, Chroma, CPS, MILC, etc.
- Provides:
 - Various solvers for several discretizations, including multi-GPU support and domain-decomposed (Schwarz) preconditioners
 - Additional performance-critical routines needed for gauge-field generation
- Maximize performance
 - Exploit physical symmetries
 - Mixed-precision methods
 - Autotuning for high performance on all CUDA-capable architectures
 - Cache blocking



QUDA is community driven

- Ron Babich (NVIDIA)
- Kip Barros (LANL)
- Rich Brower (Boston University)
- Michael Cheng (Boston University)
- Justin Foley (University of Utah)
- Joel Giedt (Rensselaer Polytechnic Institute)
- Steve Gottlieb (Indiana University)
- Bálint Joó (Jlab)
- Hyung-Jin Kim (BNL)
- Jian Liang (IHEP)
- Claudio Rebbi (Boston University)
- Guochun Shi (NCSA -> Google)
- Alexei Strelchenko (FNAL)
- Alejandro Vaquero (Cyprus Institute)
- Frank Winter (Jlab)
- Yibo Yang (IHEP)

O · Dearth or last a stronged	0 B Dates Out Big Hep	Solution C X P
📗 latice / quela	D Put Report 47 0	wath - of linear in \$7 fact in
a. Colt Notes	A Publication of Market of Market of Market	the Graphs Bettings
Browne Issues Ministrees		Search Second Management Q. Non-based
Everyone's bases 🛛 😡	Wigon Philosof for Research	
Assigned to you 18	Dean Label + Analyses + Ministers +	
Created by you 28 Mentoring you 0	 Investigate using only high precision to semantic 	ar the solution vector is 00 👘 👘 👘
Restance and the	Optimize multi-shift-CG server Optimize multi-shift-CG server	#13
Laten	O Implement I-BiCGstab solver Converting Research (Inserting)	50 Arts
ing daar-ap	O Generalize GUOA's profiling utilities Operating play increase (#1 second	
Antone Mariana	Add support for loading / saving of spin Operating instants (results up)	nor fields Later 🔅 entr
Manage Labora	 Implement one added communication if (provide mission) methods of provide added 	Pibeck and Minister Pick
New Island	C Contracted masse CO achiev has bed performing the second sec	mance (2 ros
New label name	O Register optimization for each delash i Operative instants i methoday	





QUDA Mission Statement

• QUDA is

- a library enabling legacy applications to run on GPUs
- open source so anyone can join the fun
- evolving
 - more features
 - cleaner, easier to maintain
- a research tool into how to reach the exascale
 - Lessons learned are mostly (platform) agnostic
 - Domain-specific knowledge is key
 - Free from the restrictions of DSLs, e.g., multigrid in QDP



QUDA High-Level Interface

- QUDA default interface provides a simple view for the outside world
 - C or Fortran
 - Host applications simply pass cpu-side or gpu-side pointers (new!)
 - QUDA takes care of all field reordering and data copying
 - No GPU code in user application
- Limitation
 - No control over memory management
 - No external opaque gpu objects
 - Considering different strawman

```
#include <quda.h>
```

```
int main() {
```

```
// initialize the QUDA library
initQuda(device);
```

// load the gauge field
loadGaugeQuda((void*)gauge, &gauge_param);

// perform the linear solve
invertQuda(spinorOut, spinorIn, &inv_param);

// free the gauge field
freeGaugeQuda();

```
// finalize the QUDA library
endQuda();
```

}



The Kepler Architecture



- Kepler K20X
 - 2688 processing cores
 - 3995 SP Gflops peak (665.5 fma)
 - Effective SIMD width of 32 threads (warp)
- Deep memory hierarchy
 - As we move away from registers
 - Bandwidth decreases
 - Latency increases
 - Each level imposes a minimum arithmetic intensity to achieve peak
- Limited on-chip memory
 - 65,536 32-bit registers, 255 registers per thread
 - 48 KiB shared memory
 - 1.5 MiB L2

Mapping the Wilson Dslash to CUDA

- Assign a single space-time point to each thread
 - V = XYZT threads
 - V = 24⁴ => 3.3x10⁶ threads
 - Fine-grained parallelization
- Looping over direction each thread must
 - Load the neighboring spinor (24 numbers x8)
 - Load the color matrix connecting the sites (18 numbers x8)
 - Do the computation
 - Save the result (24 numbers)
- Arithmetic intensity
 - 1320 floating point operations per site
 - 1440 bytes per site (single precision)
 - 0.92 naive arithmetic intensity





Mapping the Wilson Dslash to CUDA

- Assign a single space-time point to each thread
 - V = XYZT threads
 - V = 24⁴ => 3.3x10⁶ threads
 - Fine-grained parallelization
- Looping over direction each thread must
 - Load the neighboring spinor (24 numbers x8)
 - Load the color matrix connecting the sites (18 numbers x8)
 - Do the computation
 - Save the result (24 numbers)
- Arithmetic intensity
 - 1320 floating point operations per site
 - 1440 bytes per site (single precision)
 - 0.92 naive arithmetic intensity



bandwidth bound







Reducing Memory Traffic

- SU(3) matrices are all unitary complex matrices with det = 1
 - 12-number parameterization: reconstruct full matrix on the fly in registers

- Additional 384 flops per site
- Also have an 8-number parameterization (requires sin/cos and sqrt)
- Impose similarity transforms to increase sparsity
- Still memory bound Can further reduce memory traffic by truncating the precision
 - Use 16-bit fixed-point representation
 - No loss in precision with mixed-precision solver
 - Almost a free lunch (small increase in iteration count)

Kepler Wilson-Dslash Performance





K20X Dslash performance V = $24^{3}xT$ Wilson-Clover is ±10%

GeForce GTX Titan > 1 TFLOPS



Krylov Solver Implementation

- Complete solver must be on GPU \bullet
 - Transfer b to GPU (reorder)
 - Solve Mx=b
 - Transfer x to CPU (reorder)
- Entire algorithms must run on GPUs ullet
 - Time-critical kernel is the stencil application (SpMV) \bullet
 - Also require BLAS level-1 type operations \bullet
 - e.g., AXPY operations: b += ax, NORM operations: c = (b,b)
 - Roll our own kernels for kernel fusion and custom precision \bullet

 $\beta_k = (\mathbf{r}_k, \mathbf{r}_k)/(\mathbf{r}_{k-1}, \mathbf{r}_{k-1})$ $\mathbf{p}_{k+1} = \mathbf{r}_k - \beta_k \mathbf{p}_k$ conjugate $\alpha = (\mathbf{r}_{k}, \mathbf{r}_{k})/(\mathbf{p}_{k+1}, \mathbf{A}\mathbf{p}_{k+1})$ $\mathbf{r}_{k+1} = \mathbf{r}_k - \alpha \mathbf{A} \mathbf{p}_{k+1}$ $\mathbf{x}_{k+1} = \mathbf{x}_k + \alpha \mathbf{p}_{k+1}$

k = k+1

gradient

while $(|\mathbf{r}_k| \geq \varepsilon)$ {

Kepler Wilson-Solver Performance





K20X performance V = $24^{3}xT$ Wilson-Clover is ±10% BiCGstab is -10%



Multi-dimensional lattice decomposition



Domain Decomposition





- Preconditioner is a gross approximation
 - Use an iterative solver to solve each domain system
 - Require only 10 iterations of domain solver \implies 16-bit
 - Need to use a flexible solver \Rightarrow GCR
- Block-diagonal preconditoner impose λ cutoff
- Finer Blocks lose long-wavelength/low-energy modes
 - keep wavelengths of ~ $O(\Lambda_{QCD}^{-1})$, Λ_{QCD}^{-1} ~ 1fm
- Aniso clover: ($a_s=0.125$ fm, $a_t=0.035$ fm) \implies 8³x32 blocks are ideal
 - 48^3x512 lattice: 8^3x32 blocks \implies 3456 GPUs





Chroma (Lattice QCD) – High Energy & Nuclear Physics



Chroma

48³x512 lattice Relative Scaling (Application Time)

"XK7" node = XK7 (1x K20X + 1x Interlagos) "XE6" node = XE6 (2x Interlagos)





MILC on QUDA



- Gauge generation benchmark 256 BW nodes
 - Volume = $24^{3}x64$
 - QUDA: solver, forces, fat link
 - MILC: long link, outer product
- MILC is multi-process only
 - 6x net gain in performance
 - But potential >8x gain in performance
 - Porting remaining functions (J. Foley)
 - Long link next week
 - Outer product after that

MILC GPU Performance

Tesla Relative Performance (RHMC) vs. E5-2687w 3.10 GHz Sandy Bridge



Future Directions

GPU Roadmap



Friday, August 2, 13



GPUDirect



Server 1

Server 2

- GPUDirect RDMA will radically improve strong scaling
 - Coming in soon in QUDA



Future Directions

- LQCD coverage (avoiding Amdahl)
 - Remaining force terms needed for gauge generation
 - Contractions
 - Eigenvector solvers (EigCG probably first)
- Performance
 - Locality
 - Learning from today's lessons (software and hardware)
- Hierarchical Algorithm Toolbox
 - Adaptive Multigrid
 - Domain decomposition
 - Mixed-precision solvers
 - Provide an environment to experiment with optimal scalable solvers

mclark at nvidia dot com



Conclusions

- Introduction to QUDA
- Optimal performance required domain-specific knowledge
- Legacy Applications ready for accelerators
- Still lots of work to do
 - New developers welcome
- Lessons today are relevant for Exascale preparation

Backup slides

Chroma (Lattice QCD) – High Energy & Nuclear Physics



Chroma

24³x128 lattice

Relative Performance (Propagator) vs. E5-2687w 3.10 GHz Sandy Bridge





Future Directions - Communication

- Only scratched the surface of domaindecomposition algorithms
 - Disjoint additive
 - Overlapping additive
 - Alternating boundary conditions
 - Random boundary conditions
 - Multiplicative Schwarz
 - Precision truncation

 $(1/2)\lambda_{Max}$ $(1/2)\lambda_{Max}$



Future Directions - Latency

- Global sums are bad
 - Global synchronizations
 - Performance fluctuations
- New algorithms are required
 - S-step CG / BiCGstab, etc.
 - E.g., Pipeline CG vs. Naive
- One-sided communication
 - MPI-3 expands one-sided communications
 - Cray Gemini has hardware support
 - Asynchronous algorithms?
 - Random Schwarz has exponential convergence



Multi-dimensional Communications Pipeline





Hierarchical algorithms on heterogeneous architectures

GPU Thousands of cores for parallel processing CPU Few Cores optimized for serial work

Domain Decomposition







Run-time autotuning

Motivation:

- Kernel performance (but not output) strongly dependent on launch parameters:
 - gridDim (trading off with work per thread), blockDim
 - blocks/SM (controlled by over-allocating shared memory)

Design objectives:

- Tune launch parameters for all performance-critical kernels at runtime as needed (on first launch).
- Cache optimal parameters in memory between launches.
- Optionally cache parameters to disk between runs.
- Preserve correctness.



Auto-tuned "warp-throttling"

Motivation: Increase reuse in limited L2 cache.





Run-time autotuning: Implementation

Parameters stored in a global cache: static std::map<TuneKey, TuneParam> tunecache;

- TuneKey is a struct of strings specifying the kernel name, lattice volume, etc.
- TuneParam is a struct specifying the tune blockDim, gridDim, etc.
- Kernels get wrapped in a child class of Tunable (next slide)
 tuneLaunch() searches the cache and tunes if not found: TuneParam tuneLaunch(Tunable &tunable, QudaTune enabled, QudaVerbosity verbosity);



Run-time autotuning: Usage

Before:

myKernelWrapper(a, b, c);

After:

MyKernelWrapper *k = new MyKernelWrapper(a, b, c);

k->apply(); // <-- automatically tunes if necessary</pre>

- Here MyKernelWrapper inherits from Tunable and optionally overloads various virtual member functions (next slide).
- Wrapping related kernels in a class hierarchy is often useful anyway, independent of tuning.



Virtual member functions of Tunable

Invoke the kernel (tuning if necessary):

- apply()

- Save and restore state before/after tuning:
 - preTune(), postTune()

Advance to next set of trial parameters in the tuning:

- advanceGridDim(), advanceBlockDim(), advanceSharedBytes()
- advanceTuneParam() // simply calls the above by default

Performance reporting

- flops(), bytes(), perfString()

• etc.



Future Directions - Locality

- Where locality does not exist, let's create it
 - E.g., Multi-source solvers
 - Staggered Dslash performance, K20X
 - Transform a memory-bound into a cache-bound problem
 - Entire solver will remain bandwidth bound





Future Directions - Precision

- Mixed-precision methods have become de facto
 - Mixed-precision Krylov solvers
 - Low-precision preconditioners

• Exploit closer coupling of precision and algorithm

- Domain decomposition, Adaptive Multigrid
- Hierarchical-precision algorithms
- 128-bit <-> 64-bit <-> 32-bit <-> 16-bit <-> 8-bit
- Low precision is lossy compression
- Low-precision tolerance is fault tolerance



Adaptive Multigrid



Osborn *et al*, **arXiv:1011.2775**



QUDA Low-Level Interface (in development)

• Possible strawman under consideration

```
lat = QUDA_new_lattice(dims, ndim, lat_param);
u = QUDA_new_link_field(lat, gauge_param);
source = QUDA_new_site_field(lat, spinor_param);
solution = QUDA_new_site_field(lat, spinor_param);
QUDA_load_link_field(u, host_u, gauge_order);
QUDA_load_site_field(source, host_source, spinor_order);
QUDA_solve(solution, source, u, solver);
QUDA_save_site_field(solution, host_solution, spinor_order);
QUDA_destroy_site_field(source);
etc...
```

- Here, src, sol, etc. are opaque objects that know about the GPU
- Allows the user to easily maintain data residency
- Users can easily provide their own kernels
- High-level interface becomes a compatibility layer built on top