QDP-JIT: A QDP++ Implementation for CUDA-Enabled GPUs

Frank Winter, Balint Joo, Robert Edwards

Jefferson Lab

The 31th International Symposium on Lattice Field Theory Mainz, Germany July 29 - August 3, 2013

QDP-JIT







2 QDP-JIT



IHMC on Titan



What is QDP++?

(QCD Data Parallel, C++ interface)

- provides data types and operations suitable for lattice field theory
- implicitly data-parallel framework
- hides architectural details from the user
- can be deployed on parallel systems with CPU architectures
- basis of the popular LQCD software suite Chroma (421718 C++ code lines, 295 cites)
- open source software
- main software architects: B. Joó, R. Edwards (Jefferson Lab)

- Domain specific data types (C++ templates)
- Operations are implemented as expressions (PETE)
- ETs provide syntactic sugar, e.g. write x[rb[0]]=a*y+z; instead of saxpy(x,a,y,z)
- ETs evaluate in a cache-friendly manner
- However, high performance only achievable through specialization (not portable) (efforts underway to avoid this, e.g., parscalarvec architecture)

typedef OLattice< PSpinVector< PColorVector< RComplex< float >, Nc>, 4 >> LatticeDiracFermion
typedef OLattice< PScalar< PColorMatrix< RComplex< float >, Nc> >> LatticeColorMatrix;
typedef OLattice< PSpinVector< PColorVector< RComplex< float >, Nc>, Ns> > LatticeFermion;
typedef OLattice< PSpinMatrix< PColorMatrix< RComplex< float >, Nc>, Ns> > LatticePropagator;
typedef OScalar< PSpinMatrix< PColorMatrix< RComplex< double >, Nc>, Ns> > PropagatorD;
typedef OScalar< PSpinVector< PColorVector< RComplex< double >, Nc>, Ns> > FermionD;



Clean design

QDP-JIT



HMC on Titan



- Goal: Run Chroma application on GPU-enabled parallel systems
- just adding Level-3 libraries (QUDA) opens a serious Amdahl's law issue
- this motivates to move all of Chroma to the GPUs
- QDP++ is a framework worth targeting because

it implements virtually all functionality of Chroma,

it is relatively compact,

and getting it onto GPUs can have an immediate, large impact.

- Expressions: To date no compiler can off-load ET to accelerators
- Possible solutions (assumed no code changes to Chroma):
 - Domain specific compiler
 - ETs to build code generators
- Memory management: Current GPU programming frameworks expose low-level details to the user given the large code base of Chroma an automatic memory management is desired



- QDP-JIT implements QDP++ API with support for NVIDIA GPUs
- Automatic off-loading of expressions to the accelerator
- Dynamic PTX code generation
- Additional Just-In-Time (JIT) compilation step
- Data layout is optimized for coalesced memory accesses
- Automatic memory transfers via a 'software cache'
- Automatic tuning of CUDA kernels



- Using ET to build code generators (T. Veldhuizen)
- In analogy to static compilers, unparsing the program AST interfaces to a code generator
- In contrast, our ASTs are ETs and are visited at static compile time
- Example: $U_{\mu}(x)\psi(x+\hat{\mu}) + U^{\dagger}_{\mu}(x-\hat{\mu})\psi(x-\hat{\mu})$
 - Inner tree nodes: Operations
 - Leaf tree nodes: Data fields
- Visiting the tree nodes (depth first, 1-8) interfacing a PTX code generator



- low-level, strongly-typed, machine-independent virtual machine and instruction set architecture
- three-argument assembly language style syntax
- defined on an infinite register model
- NVIDIA compute compiler driver:
 - optimizes the PTX code
 - JIT compilation to architecture-dependent code (SASS)
- Math functions only as hardware fast-math versions (approximations, small subset of libm)

.version 2.3 .target sm 20 .address size 64 .entry function (.param .s32 param0. .param .s32 paraml. .param .s32 param2. .param .u64 param3. .param .u64 param4. .param .u64 param5. .param .u64 param6. .param .u64 param7, .param .u64 param8) .reg .f32 f<2052>; .reg .u16 h<5>; .reg .u32 u<5>; .reg .u64 w<6>: .reg .s32 i<19>: .reg .s64 1<234>; .reg .pred p<2>; ld.param.s32 i0.[param0]; ld.param.s32 il.[paraml]; mov.ul6 h0.%ntid.x; mov.ul6 hl.%ctaid.x; mov.ul6 h2.h1; mov.u16 h3.h0: mul.wide.ul6 u0.h2.h3; mov.ul6 h4,%tid.x; mov.u32 u2,u0; cvt.u32.u16 u3.h4; add.u32 u1.u2.u3; cvt.s32.u32 i2.u1; mov.s32 i3,i1;

- QDP-JIT provides math functions versions with IEEE compliant rounding (SP/DP)
- Hack: Pre-generate functions with NVIDIA's high-level toolchain (NVCC)
- Not ideal:
 - Compiler issues function calls (no inlining) and might miss optimization opportunities
 - Ships in text form with QDP-JIT (specific version of PTX)

```
.func (.reg .f64 %res) func sin ptx ( .reg .f64 %arg )
  .reg .u32 %r<77>;
  .reg .u64 %rd<10>;
  .reg .f32 %f<94>;
  .reg .f64 %fd<5>;
  .reg .pred %p<14>;
begin:
mov.f64
                %fdl, %arg;
cvt.rn.f32.f64 %fl. %fdl;
abs.f64
                %fd2, %fd1;
cvt.rn.f32.f64 %f2. %fd2;
mov.f32
                %f3, 0f7f800000;
setp.eg.f32
                %pl. %f2. %f3:
@!%pl bra
                SLt 0 10242:
                %f4. 0f00000000:
mov.f32
mul.rn.f32
                %fl. %fl. %f4:
mov. f32
                %f5, 0f3f22f983;
m111.f32
                %f6, %f1, %f5;
                         %rl, %f6;
cvt.rni.s32.f32
mov. s32
                %r2, %r1;
cvt.rn.f32.s32
               %f7, %r1;
neg.f32
                %f8, %f7;
mov.f32
                %f9, %f8;
mov.f32
                %f10, 0f3fc90000;
                %f11, %f10;
mov.f32
mov.f32
                %f12, %f1;
mad.f32 %f13, %f9, %f11, %f12;
mov.f32
                %f14, %f13;
mov.f32
                %f15, %f8;
mov. £32
                %f16, 0f39fd8000;
```

Automatic Memory Management

- QDP-JIT abstracts and completely hides CUDA memory management from the user
- No need for data placement annotations like e.g. in OpenACC
- Cache (LRU) implementation as a state machine
- Simultaneous PCIe data transfers and compute kernels





- Kernel performance depends on number of threads per block
- Auto-tuning of each kernel determines best configuration
- Carried out once for each local volume, kernel combination
- Subsequent launches use optimal settings



2 QDP-JIT



I HMC on Titan





 NVIDIA Kepler K20X peak bandwidth 250 GB/s. Kernels are memory bandwidth bound and achieve up to 79% of achievable performance.

Kepler K20X (double precision)



• For DP Kepler's large register file helps to maintain the performance

• Identified performance "shoulder" at around 14⁴ local volume

2 QDP-JIT









• Still preliminary! (in this run QUDA interface via CPU memory)

2 QDP-JIT







- QDP-JIT provides QDP++ API with support for NVIDIA GPUs
- dynamic generation of PTX kernels
- coalesced memory accesses
- auto-tuning of kernels
- memory management completely automated
- high-level user code runs unaltered on GPUs

Computer time:

Oak Ridge Leadership Computing Facility (OLCF) NSF Blue Waters Facility at NCSA US National Computational Facility for LQCD (JLab)

- This research was in part supported by the Research Executive Agency (REA) of the European Union under Grant Agreement number PITN-GA-2009-238353.
- Funding through U.S. DOE Office of Science, Offices of Nuclear Physics, High Energy Physics and Advanced Scientific Computing Research through the SciDAC Program